Events

Loading Events

« All Events

  • This event has passed.

GUEST LECTURE

September 7, 2019

Seminar

Power Minimization in VLSI Circuits

By Dr. Sunil Jadev, Assistant Professor, JCBU Haryana

This presentation will give clear explanation on continued scaling of the CMOS technology that has led us into the deep submicron regimes where design is not limited by the functionality on a chip but is constrained with its power consumption. We will be presenting some widely used techniques for static and dynamic power minimization in modern VLSI circuits. These techniques are applicable on the different stages of the system design, starting from technology level where designer is allowed to change technology parameters (transistor sizes, supply and threshold voltages) up to the top level which deals with the design’s architectural variations. With this lecture the audience will be enhanced with designing capability in the field of power consumption.

 

Calendar

<< Jul 2019 >>
M T W T F S S
1 2 3 4 5 6 7
8 9 10 11 12 13 14
15 16 17 18 19 20 21
22 23 24 25 26 27 28
29 30 31 1 2 3 4

Speaker Bio:

Dr. Sunil Jadav is currently working as Assistant Professor in the department of ECE in JC Bose University of Science and Technology, YMCA, Faridabad, Haryana. He has published more than 30 research papers in peer reviewed international / national journals and conferences. His area of research includes communication and semiconductor technology (Digital & Analog IC Design).

  • WHERESeminar Hall, Block-A
  • WHENSaturday, 07th September 2019
  • ADMISSION: Open to the Public
  • TAGS: CMOS Technology, Placement and Routing Technology
  • AUDIENCE: Students

 

Details

Date:
September 7, 2019