Guest Lecture ” Power Minimization in VLSI Circuits”

Map Unavailable

Date/Time
Date(s) - 07/09/2019
All Day

Location
ASHOKA Group of Institutions

Categories No Categories


Power Minimization

May 13, 2019 – June 7, 2019
9:00 am

See details below for exact dates and times.

” Power Minimization” in
VLSI Circuits By

Dr. Sunil Jadev
Assistant Professor
JCBU Haryana
null

This presentation will give clear explanation on continued scaling of the CMOS technology that has led us into the deep submicron regimes where design is not limited by the functionality on a chip but is constrained with its power consumption. We will be presenting some widely used techniques for static and dynamic power minimization in modern VLSI circuits. These techniques are applicable on the different stages of the system design, starting from technology level where designer is allowed to change technology parameters (transistor sizes, supply and threshold voltages) up to the top level which deals with the design’s architectural variations. With this lecture the audience will be enhanced with designing capability in the field of power consumption.

Speaker Bio:

Dr. Sunil Jadav is currently working as Assistant Professor in the department of ECE in JC Bose University of Science and Technology, YMCA, Faridabad, Haryana. He has published more than 30 research papers in peer reviewed international / national journals and conferences. His area of research includes communication and semiconductor technology (Digital & Analog IC Design).

         WHERE:
SEMINAR HALL, BLOCK-A
           WHEN:
Saturday, 07th September 2019
 ADMISSION:
FIRST COME FIRST SERVE
            TAGS:
CMOS Technology, Placement and Routing Technology
   AUDIENCE:
STUDENTS
     CONTACT:
events@ashoka.ac.in, 9034442334
  MORE INFO:
VISIT WWW.ASHOKA.AC.IN